In the Claims:

- 1. (Currently Amended) A semiconductor chip comprising:
 - a semiconductor substrate comprising an active region;
- a first structure formed on the active region, the first structure being fully silicided; and

at least one dummy silicide structure formed on the semiconductor substrate, wherein a first dummy silicide structure of the at least one dummy silicide structure is formed completely over an isolation region.

- 2. (Original) The semiconductor chip of claim 1 wherein the first structure is a transistor gate electrode of a transistor.
- 3. (Original) The semiconductor chip of claim 2 wherein the transistor further comprises a gate dielectric underlying the first structure, the gate dielectric comprising a high permittivity dielectric selected from the group consisting of aluminum oxide, hafnium oxide, hafnium oxide, hafnium silicate, zirconium oxide, zirconium oxynitride, zirconium silicate, yttrium oxide, lanthalum oxide, cerium oxide, titanium oxide, and tantalum oxide.
- 4-5. (Cancelled)
- 6. (Currently Amended) The semiconductor chip of claim 1 wherein the first structure and the at least one dummy silicide structure each comprises nickel silicide.

TSM03-0926 Page 2 of 7

- 7. (Currently Amended) The semiconductor chip of claim 1 wherein the first structure and the at least one dummy silicide structure each comprises a silicide of a material selected from the group consisting of nickel, cobalt, copper, molybdenum, titanium, tantalum, tungsten, erbium, zirconium, and platinum.
- 8. (Currently Amended) The semiconductor chip of claim 1 wherein the first structure and the at least one dummy silicide structure each comprises germanium.
- 9. (Original) The semiconductor chip of claim 1 wherein the semiconductor substrate is a silicon substrate.
- 10. (Original) The semiconductor chip of claim 1 wherein the semiconductor substrate is a semiconductor-on-insulator substrate.
- 11. (Original) The semiconductor chip of claim 1 further comprising a contact etchstop layer overlying portions of the first structure.
- 12. (Currently Amended) The semiconductor chip of claim 1 further comprising a dielectric layer overlying the first structure and the at least one dummy silicide structure.
- 13. (Currently Amended) An integrated circuit chip comprising:a substrate having an active region and an isolation region;a transistor formed on the active region, the transistor having a source region, a

drain region, and a fully silicided gate electrode; and

TSM03-0926 Page 3 of 7

at least one dummy silicide structure formed <u>completely</u> on the <u>substrate-isolation</u> <u>region</u>.

14. (Original) The integrated circuit chip of claim 13 wherein electrical contacts are electrically coupled to the source region, the drain region, and the fully silicided gate electrodes.

15-16. (Cancelled)

- 17. (Currently Amended) The integrated circuit chip of claim 13 wherein the fully silicided gate electrode and <u>the at least one</u> dummy silicided structure comprise nickel silicide.
- 18. (Currently Amended) The integrated circuit chip of claim 13 wherein the fully silicided gate electrode and the at least one dummy silicided structure comprise a silicide of a material selected from the group consisting of nickel, cobalt, copper, molybdenum, titanium, tantalum, tungsten, erbium, zirconium, and platinum.
- 19. (Currently Amended) The integrated circuit chip of claim 13 wherein the fully silicided gate electrode and <u>the at least one</u> dummy silicided structure comprise germanium.

20-43. Canceled

TSM03-0926 Page 4 of 7